 Phase Aligner: analog IP block used at each input data channel incoming from the 6 lines from each MPA/CBC front-end. Is required in order to synchronize the signal with the internal clock (320 MHz).
Introduction
 A front-end chip common to PS and 2S modules of the future Phase-II CMS Outer Tracker.  It collects the digital data coming from 8 upstream FE chips (MPAs 1 or CBCs), it formats the signal in data packets containing the trigger information from 8 bunch crossings and the raw data from events passing the first trigger level, and finally it transmits them to a lpGBT 2 chip.  It receives inputs from 48 lines at 320 Mbps with 2 different data formats.  It sends outputs through 7 lines at 320/640 Mbps using one single data format.  The design and implementation is in a 65nm CMOS technology.  Chip core works at 2 different input voltages: either at 1.0 V (PS) or 1.2 V (2S).  A first prototype of CIC will be submitted by the end of September 2018.  The second run of CIC (including SEU hardened design) is foreseen by the end of 2019.
Concentrator integrated circuit (CIC)

Architecture
Physical design Standalone Testbench
 Test design functionalities within a script-based framework (python).
 It performs the comparison between data stream from CMS simulation environment with the CIC model output after the phase alignment and data treatment. CIC role in the readout chain 2 front-end flavours:
 FE readout chains are differents (changes are in the FE-ASICs, hybrids, data formats). CIC ASIC is the only shared component.  There will be 2 CIC chips per module.
L1 DATA PATH:
 L1 readout data is asynchronous between different modules and CIC internal processing starts after reception of the L1-accept signal.  Each FE block handles frame reception independently from the others.  L1 output formatter merges the data that corresponds to the same event.  The readout data from CBC (2S module) is sparsified in the CIC ASIC. Tracker will be populated with 2 pT-module types: PS (pixels/strips) and 2S (strips/strips).
2S module
TRIGGER DATA PATH:
 Trigger readout data is synchronous across all the detector with respect to the LHC BX clock.  CIC output trigger frame contains data from:
 
